You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
187 lines
6.7 KiB
187 lines
6.7 KiB
8 years ago
|
/************************************************************************************
|
||
|
* configs/s2740vc/include/board.h
|
||
|
*
|
||
|
* Copyright (C) 2015 Gregory Nutt. All rights reserved.
|
||
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
||
|
* David Sidrane <david_s5@nscdg.com>
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without
|
||
|
* modification, are permitted provided that the following conditions
|
||
|
* are met:
|
||
|
*
|
||
|
* 1. Redistributions of source code must retain the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer.
|
||
|
* 2. Redistributions in binary form must reproduce the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer in
|
||
|
* the documentation and/or other materials provided with the
|
||
|
* distribution.
|
||
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
||
|
* used to endorse or promote products derived from this software
|
||
|
* without specific prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
||
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
||
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||
|
* POSSIBILITY OF SUCH DAMAGE.
|
||
|
*
|
||
|
************************************************************************************/
|
||
|
|
||
|
#ifndef __CONFIGS_S2740VC_INCLUDE_BOARD_H
|
||
|
#define __CONFIGS_S2740VC_INCLUDE_BOARD_H
|
||
|
|
||
|
/************************************************************************************
|
||
|
* Included Files
|
||
|
************************************************************************************/
|
||
|
|
||
|
#include <nuttx/config.h>
|
||
|
|
||
|
#ifndef __ASSEMBLY__
|
||
|
# include <stdint.h>
|
||
|
#endif
|
||
|
#include "stm32_rcc.h"
|
||
|
#include "stm32_sdio.h"
|
||
|
#include "stm32.h"
|
||
|
|
||
|
/************************************************************************************
|
||
|
* Pre-processor Definitions
|
||
|
************************************************************************************/
|
||
|
/* Clocking *************************************************************************/
|
||
|
|
||
|
/* HSI - 8 MHz RC factory-trimmed
|
||
|
* LSI - 40 KHz RC (30-60KHz, uncalibrated)
|
||
|
* HSE - On-board crystal frequency is 8MHz
|
||
|
* LSE - 32.768 kHz
|
||
|
*/
|
||
|
|
||
|
#define STM32_BOARD_XTAL 8000000ul
|
||
|
|
||
|
#define STM32_HSI_FREQUENCY 8000000ul
|
||
|
#define STM32_LSI_FREQUENCY 40000
|
||
|
#define STM32_HSE_FREQUENCY STM32_BOARD_XTAL
|
||
|
#define STM32_LSE_FREQUENCY 32768
|
||
|
|
||
|
/* PLL source is HSE/1, PLL multipler is 9: PLL frequency is 8MHz (XTAL) x 9 = 72MHz */
|
||
|
|
||
|
#define STM32_CFGR_PLLSRC RCC_CFGR_PLLSRC
|
||
|
#define STM32_CFGR_PLLXTPRE 0
|
||
|
#define STM32_CFGR_PLLMUL RCC_CFGR_PLLMUL_CLKx9
|
||
|
#define STM32_PLL_FREQUENCY (9*STM32_BOARD_XTAL)
|
||
|
|
||
|
/* Use the PLL and set the SYSCLK source to be the PLL */
|
||
|
|
||
|
#define STM32_SYSCLK_SW RCC_CFGR_SW_PLL
|
||
|
#define STM32_SYSCLK_SWS RCC_CFGR_SWS_PLL
|
||
|
#define STM32_SYSCLK_FREQUENCY STM32_PLL_FREQUENCY
|
||
|
|
||
|
/* AHB clock (HCLK) is SYSCLK (72MHz) */
|
||
|
|
||
|
#define STM32_RCC_CFGR_HPRE RCC_CFGR_HPRE_SYSCLK
|
||
|
#define STM32_HCLK_FREQUENCY STM32_PLL_FREQUENCY
|
||
|
#define STM32_BOARD_HCLK STM32_HCLK_FREQUENCY /* same as above, to satisfy compiler */
|
||
|
|
||
|
/* APB2 clock (PCLK2) is HCLK (72MHz) */
|
||
|
|
||
|
#define STM32_RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_HCLK
|
||
|
#define STM32_PCLK2_FREQUENCY STM32_HCLK_FREQUENCY
|
||
|
|
||
|
/* APB2 timer 1 will receive PCLK2. */
|
||
|
|
||
|
#define STM32_APB2_TIM1_CLKIN (STM32_PCLK2_FREQUENCY)
|
||
|
#define STM32_APB2_TIM8_CLKIN (STM32_PCLK2_FREQUENCY)
|
||
|
#define STM32_APB2_TIM15_CLKIN (STM32_PCLK2_FREQUENCY)
|
||
|
#define STM32_APB2_TIM16_CLKIN (STM32_PCLK2_FREQUENCY)
|
||
|
#define STM32_APB2_TIM17_CLKIN (STM32_PCLK2_FREQUENCY)
|
||
|
|
||
|
/* APB1 clock (PCLK1) is HCLK/2 (36MHz) */
|
||
|
|
||
|
#define STM32_RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_HCLKd2
|
||
|
#define STM32_PCLK1_FREQUENCY (STM32_HCLK_FREQUENCY/2)
|
||
|
|
||
|
/* APB1 timers 2-7 will be twice PCLK1 */
|
||
|
|
||
|
#define STM32_APB1_TIM2_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
||
|
#define STM32_APB1_TIM3_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
||
|
#define STM32_APB1_TIM4_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
||
|
#define STM32_APB1_TIM6_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
||
|
#define STM32_APB1_TIM7_CLKIN (2*STM32_PCLK1_FREQUENCY)
|
||
|
|
||
|
/* Timer Frequencies, if APBx is set to 1, frequency is same to APBx
|
||
|
* otherwise frequency is 2xAPBx.
|
||
|
* Note: TIM1,8,15-7 are on APB2, others on APB1
|
||
|
*/
|
||
|
|
||
|
#define BOARD_TIM1_FREQUENCY STM32_APB2_TIM1_CLKIN
|
||
|
#define BOARD_TIM2_FREQUENCY STM32_APB1_TIM2_CLKIN
|
||
|
#define BOARD_TIM3_FREQUENCY STM32_APB1_TIM3_CLKIN
|
||
|
#define BOARD_TIM4_FREQUENCY STM32_APB1_TIM4_CLKIN
|
||
|
#define BOARD_TIM6_FREQUENCY STM32_APB1_TIM6_CLKIN
|
||
|
#define BOARD_TIM7_FREQUENCY STM32_APB1_TIM7_CLKIN
|
||
|
#define BOARD_TIM8_FREQUENCY STM32_APB2_TIM8_CLKIN
|
||
|
#define BOARD_TIM15_FREQUENCY STM32_APB2_TIM15_CLKIN
|
||
|
#define BOARD_TIM16_FREQUENCY STM32_APB2_TIM16_CLKIN
|
||
|
#define BOARD_TIM17_FREQUENCY STM32_APB2_TIM17_CLKIN
|
||
|
|
||
|
/* USB divider -- Divide PLL clock by 1.5 */
|
||
|
|
||
|
#define STM32_CFGR_USBPRE 0
|
||
|
|
||
|
#define GPIO_USART1_RX GPIO_USART1_RX_1 /* PA10 */
|
||
|
#define GPIO_USART1_TX GPIO_USART1_TX_1 /* PA9 */
|
||
|
|
||
|
/* Probes unused */
|
||
|
#define PROBE_INIT(mask)
|
||
|
#define PROBE(n,s)
|
||
|
#define PROBE_MARK(n)
|
||
|
|
||
|
/************************************************************************************
|
||
|
* Public Data
|
||
|
************************************************************************************/
|
||
|
|
||
|
#ifndef __ASSEMBLY__
|
||
|
|
||
|
#undef EXTERN
|
||
|
#if defined(__cplusplus)
|
||
|
#define EXTERN extern "C"
|
||
|
extern "C"
|
||
|
{
|
||
|
#else
|
||
|
#define EXTERN extern
|
||
|
#endif
|
||
|
|
||
|
/************************************************************************************
|
||
|
* Public Function Prototypes
|
||
|
************************************************************************************/
|
||
|
/************************************************************************************
|
||
|
* Name: stm32_boardinitialize
|
||
|
*
|
||
|
* Description:
|
||
|
* All STM32 architectures must provide the following entry point. This entry point
|
||
|
* is called early in the initialization -- after all memory has been configured
|
||
|
* and mapped but before any devices have been initialized.
|
||
|
*
|
||
|
************************************************************************************/
|
||
|
|
||
|
void stm32_boardinitialize(void);
|
||
|
|
||
|
#if !defined(CONFIG_NSH_LIBRARY)
|
||
|
int app_archinitialize(void);
|
||
|
#else
|
||
|
#define app_archinitialize() (-ENOSYS)
|
||
|
#endif
|
||
|
|
||
|
#undef EXTERN
|
||
|
#if defined(__cplusplus)
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
#endif /* __ASSEMBLY__ */
|
||
|
#endif /* __CONFIGS_S2740VC_INCLUDE_BOARD_H */
|