|
|
@ -1,5 +1,5 @@ |
|
|
|
/************************************************************************************
|
|
|
|
/************************************************************************************
|
|
|
|
* configs/auav-x21/include/board.h |
|
|
|
* board.h |
|
|
|
* include/arch/board/board.h |
|
|
|
* include/arch/board/board.h |
|
|
|
* |
|
|
|
* |
|
|
|
* Copyright (C) 2009, 2016 Gregory Nutt. All rights reserved. |
|
|
|
* Copyright (C) 2009, 2016 Gregory Nutt. All rights reserved. |
|
|
@ -209,9 +209,8 @@ |
|
|
|
|
|
|
|
|
|
|
|
/* Alternate function pin selections ************************************************/ |
|
|
|
/* Alternate function pin selections ************************************************/ |
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
/* UARTs */ |
|
|
|
* UARTs. |
|
|
|
|
|
|
|
*/ |
|
|
|
|
|
|
|
#define GPIO_USART1_RX GPIO_USART1_RX_1 /* Console in from IO */ |
|
|
|
#define GPIO_USART1_RX GPIO_USART1_RX_1 /* Console in from IO */ |
|
|
|
#define GPIO_USART1_TX 0 /* USART1 is RX-only */ |
|
|
|
#define GPIO_USART1_TX 0 /* USART1 is RX-only */ |
|
|
|
|
|
|
|
|
|
|
@ -234,39 +233,37 @@ |
|
|
|
#define GPIO_UART7_RX GPIO_UART7_RX_1 |
|
|
|
#define GPIO_UART7_RX GPIO_UART7_RX_1 |
|
|
|
#define GPIO_UART7_TX GPIO_UART7_TX_1 |
|
|
|
#define GPIO_UART7_TX GPIO_UART7_TX_1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* UART8 has no alternate pin config */ |
|
|
|
/* UART8 has no alternate pin config */ |
|
|
|
|
|
|
|
|
|
|
|
/* UART RX DMA configurations */ |
|
|
|
/* UART RX DMA configurations */ |
|
|
|
|
|
|
|
|
|
|
|
#define DMAMAP_USART1_RX DMAMAP_USART1_RX_2 |
|
|
|
|
|
|
|
#define DMAMAP_USART6_RX DMAMAP_USART6_RX_2 |
|
|
|
#define DMAMAP_USART6_RX DMAMAP_USART6_RX_2 |
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
/* CAN
|
|
|
|
* CAN |
|
|
|
|
|
|
|
* |
|
|
|
* |
|
|
|
* CAN1 is routed to the onboard transceiver. |
|
|
|
* CAN1 is routed to the onboard transceiver. |
|
|
|
*/ |
|
|
|
*/ |
|
|
|
#define GPIO_CAN1_RX GPIO_CAN1_RX_3 |
|
|
|
|
|
|
|
#define GPIO_CAN1_TX GPIO_CAN1_TX_3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
#define GPIO_CAN1_RX GPIO_CAN1_RX_3 |
|
|
|
* I2C |
|
|
|
#define GPIO_CAN1_TX GPIO_CAN1_TX_3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* I2C
|
|
|
|
* |
|
|
|
* |
|
|
|
* The optional _GPIO configurations allow the I2C driver to manually |
|
|
|
* The optional _GPIO configurations allow the I2C driver to manually |
|
|
|
* reset the bus to clear stuck slaves. They match the pin configuration, |
|
|
|
* reset the bus to clear stuck slaves. They match the pin configuration, |
|
|
|
* but are normally-high GPIOs. |
|
|
|
* but are normally-high GPIOs. |
|
|
|
*/ |
|
|
|
*/ |
|
|
|
#define GPIO_I2C1_SCL GPIO_I2C1_SCL_2 |
|
|
|
|
|
|
|
#define GPIO_I2C1_SDA GPIO_I2C1_SDA_2 |
|
|
|
|
|
|
|
#define GPIO_I2C1_SCL_GPIO (GPIO_OUTPUT|GPIO_OPENDRAIN|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTB|GPIO_PIN8) |
|
|
|
|
|
|
|
#define GPIO_I2C1_SDA_GPIO (GPIO_OUTPUT|GPIO_OPENDRAIN|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTB|GPIO_PIN9) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
#define GPIO_I2C1_SCL GPIO_I2C1_SCL_2 |
|
|
|
* SPI |
|
|
|
#define GPIO_I2C1_SDA GPIO_I2C1_SDA_2 |
|
|
|
|
|
|
|
#define GPIO_I2C1_SCL_GPIO (GPIO_OUTPUT|GPIO_OPENDRAIN|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTB|GPIO_PIN8) |
|
|
|
|
|
|
|
#define GPIO_I2C1_SDA_GPIO (GPIO_OUTPUT|GPIO_OPENDRAIN|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTB|GPIO_PIN9) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* SPI
|
|
|
|
* |
|
|
|
* |
|
|
|
* There are sensors on SPI1, and SPI2 is connected to the FRAM. |
|
|
|
* There are sensors on SPI1, and SPI2 is connected to the FRAM. |
|
|
|
*/ |
|
|
|
*/ |
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI1_MISO GPIO_SPI1_MISO_1 |
|
|
|
#define GPIO_SPI1_MISO GPIO_SPI1_MISO_1 |
|
|
|
#define GPIO_SPI1_MOSI GPIO_SPI1_MOSI_1 |
|
|
|
#define GPIO_SPI1_MOSI GPIO_SPI1_MOSI_1 |
|
|
|
#define GPIO_SPI1_SCK GPIO_SPI1_SCK_1 |
|
|
|
#define GPIO_SPI1_SCK GPIO_SPI1_SCK_1 |