Browse Source
git-svn-id: https://nuttx.svn.sourceforge.net/svnroot/nuttx/trunk@4949 7fd9a85b-ad96-42d3-883c-3090e2eb8679sbg
13 changed files with 763 additions and 57 deletions
@ -0,0 +1,250 @@
@@ -0,0 +1,250 @@
|
||||
/****************************************************************************
|
||||
* arch/arm/src/lpc43/chip/lpc43_spifi.h |
||||
* |
||||
* Copyright (C) 2012 Gregory Nutt. All rights reserved. |
||||
* Author: Gregory Nutt <gnutt@nuttx.org> |
||||
* |
||||
* Redistribution and use in source and binary forms, with or without |
||||
* modification, are permitted provided that the following conditions |
||||
* are met: |
||||
* |
||||
* 1. Redistributions of source code must retain the above copyright |
||||
* notice, this list of conditions and the following disclaimer. |
||||
* 2. Redistributions in binary form must reproduce the above copyright |
||||
* notice, this list of conditions and the following disclaimer in |
||||
* the documentation and/or other materials provided with the |
||||
* distribution. |
||||
* 3. Neither the name NuttX nor the names of its contributors may be |
||||
* used to endorse or promote products derived from this software |
||||
* without specific prior written permission. |
||||
* |
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS |
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE |
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, |
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, |
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS |
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED |
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN |
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
||||
* POSSIBILITY OF SUCH DAMAGE. |
||||
* |
||||
**************************************************************************** |
||||
* |
||||
* NOTE: The SPIFI ROM interface is not defined in the LPC43xx user manual. |
||||
* Some information in this file drivers from the NXP header file |
||||
* spifi_rom_api.h. I do not believe that any copyright restrictions apply. |
||||
* But just to be certain: |
||||
* |
||||
* Copyright(C) 2011, NXP Semiconductor |
||||
* All rights reserved. |
||||
* |
||||
* Software that is described herein is for illustrative purposes only which |
||||
* provides customers with programming information regarding the products. |
||||
* This software is supplied "AS IS" without any warranties. NXP |
||||
* Semiconductors assumes no responsibility or liability for the use of the |
||||
* software, conveys no license or title under any patent, copyright, or |
||||
* mask work right to the product. NXP Semiconductors reserves the right to |
||||
* make changes in the software without notification. NXP Semiconductors |
||||
* also make no representation or warranty that such application will be |
||||
* suitable for the specified use without further testing or modification. |
||||
* Permission to use, copy, modify, and distribute this software and its |
||||
* documentation is hereby granted, under NXP Semiconductors' relevant |
||||
* copyright in the software, without fee, provided that it is used in |
||||
* conjunction with NXP Semiconductors microcontrollers. This copyright, |
||||
* permission, and disclaimer notice must appear in all copies of this code. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
#ifndef __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_SPIFI_H |
||||
#define __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_SPIFI_H |
||||
|
||||
/****************************************************************************
|
||||
* Included Files |
||||
****************************************************************************/ |
||||
|
||||
#include <nuttx/config.h> |
||||
|
||||
/****************************************************************************
|
||||
* Pre-processor Definitions |
||||
****************************************************************************/ |
||||
|
||||
/* The largest protection block of any serial flash that the ROM driver
|
||||
* can handle |
||||
*/ |
||||
|
||||
#define SPIFI_LONGEST_PROTBLOCK 68 |
||||
|
||||
/* Protection flag bit definitions */ |
||||
|
||||
#define SPIFI_RWPROT (1 << 0) |
||||
|
||||
/* Instruction classes for wait_busy */ |
||||
|
||||
#define SPIFI_STAT_INST 0 |
||||
#define SPIFI_BLOCK_ERASE 1 |
||||
#define SPIFI_PROG_INST 2 |
||||
#define SPIFI_CHIP_ERASE 3 |
||||
|
||||
/* Bit definitions in options operands (MODE3, RCVCLK, and FULLCLK
|
||||
* have the same relationship as in the Control register) |
||||
*/ |
||||
|
||||
#define SPIFI_MODE3 (1 << 0) |
||||
#define SPIFI_MODE0 (0) |
||||
#define SPIFI_MINIMAL (1 << 1) |
||||
#define SPIFI_MAXIMAL (0) |
||||
#define SPIFI_FORCE_ERASE (1 << 2) |
||||
#define SPIFI_ERASE_NOT_REQD (1 << 3) |
||||
#define SPIFI_CALLER_ERASE (1 << 3) |
||||
#define SPIFI_ERASE_AS_REQD (0) |
||||
#define SPIFI_VERIFY_PROG (1 << 4) |
||||
#define SPIFI_VERIFY_ERASE (1 << 5) |
||||
#define SPIFI_NO_VERIFY (0) |
||||
#define SPIFI_FULLCLK (1 << 6) |
||||
#define SPIFI_HALFCLK (0) |
||||
#define SPIFI_RCVCLK (1 << 7) |
||||
#define SPIFI_INTCLK (0) |
||||
#define SPIFI_DUAL (1 << 8) |
||||
#define SPIFI_CALLER_PROT (1 << 9) |
||||
#define SPIFI_DRIVER_PROT (0) |
||||
|
||||
/* The length of a standard program command is 256 on all devices */ |
||||
|
||||
#define PROG_SIZE 256 |
||||
|
||||
/* SPI ROM driver table pointer */ |
||||
|
||||
#define SPIFI_ROM_PTR LPC43_ROM_DRIVER_TABLE6 |
||||
#define pSPIFI *((struct spifi_driver_s **)SPIFI_ROM_PTR) |
||||
|
||||
/****************************************************************************
|
||||
* Pre-processor Definitions |
||||
****************************************************************************/ |
||||
|
||||
/* Protection/sector descriptors */ |
||||
|
||||
struct spfi_desc_s |
||||
{ |
||||
uint32_t base; |
||||
uint8_t flags; |
||||
int8_t log2; |
||||
uint16_t rept; |
||||
}; |
||||
|
||||
/* The SPFI device state structure, passed to all ROM driver methods. */ |
||||
|
||||
struct spifi_dev_s |
||||
{ |
||||
uint32_t base; |
||||
uint32_t regbase; |
||||
uint32_t devsize; |
||||
uint32_t memsize; |
||||
|
||||
uint8_t mfger; |
||||
uint8_t devtype; |
||||
uint8_t devid; |
||||
uint8_t busy; |
||||
|
||||
union |
||||
{ |
||||
uint16_t h; |
||||
uint8_t b[2]; |
||||
} stat; |
||||
uint16_t reserved; |
||||
|
||||
uint16_t setprot; |
||||
uint16_t writeprot; |
||||
|
||||
uint32_t memcmd; |
||||
uint32_t progcmd; |
||||
|
||||
uint16_t sectors; |
||||
uint16_t protbytes; |
||||
|
||||
uint32_t opts; |
||||
uint32_t errcheck; |
||||
|
||||
uint8_t eraseshifts[4]; |
||||
uint8_t eraseops[4]; |
||||
|
||||
struct spfi_desc_s *protents; |
||||
char prot[SPIFI_LONGEST_PROTBLOCK]; |
||||
}; |
||||
|
||||
/* Operands of program and erase ROM driver methods */ |
||||
|
||||
struct spifi_operands_s |
||||
{ |
||||
char *dest; |
||||
uint32_t length; |
||||
char *scratch; |
||||
int32_t protect; |
||||
uint32_t options; |
||||
}; |
||||
|
||||
/* Interface to SPIFI ROM driver */ |
||||
|
||||
struct spifi_driver_s |
||||
{ |
||||
int32_t (*spifi_init)(struct spifi_dev_s *dev, uint32_t cshigh, |
||||
uint32_t options, uint32_t mhz); |
||||
int32_t (*spifi_program)(struct spifi_dev_s *dev, char *source, |
||||
struct spifi_operands_s *opers); |
||||
int32_t (*spifi_erase)(struct spifi_dev_s *dev, |
||||
struct spifi_operands_s *opers); |
||||
|
||||
/* Mode switching */ |
||||
|
||||
void (*cancel_mem_mode)(struct spifi_dev_s *dev); |
||||
void (*set_mem_mode)(struct spifi_dev_s *dev); |
||||
|
||||
/* Mid level functions */ |
||||
|
||||
int32_t (*checkAd)(struct spifi_dev_s *dev, |
||||
struct spifi_operands_s *opers); |
||||
int32_t (*setProt)(struct spifi_dev_s *dev, |
||||
struct spifi_operands_s *opers, char *change, char *saveprot); |
||||
int32_t (*check_block) (struct spifi_dev_s *dev, char *source, |
||||
struct spifi_operands_s *opers, uint32_t check_program); |
||||
int32_t (*send_erase_cmd)(struct spifi_dev_s *dev, uint8_t op, |
||||
uint32_t addr); |
||||
uint32_t (*ck_erase) (struct spifi_dev_s *dev, uint32_t *addr, |
||||
uint32_t length); |
||||
int32_t (*prog_block)(struct spifi_dev_s *dev, char *source, |
||||
struct spifi_operands_s *opers, uint32_t *left_in_page); |
||||
uint32_t (*ck_prog)(struct spifi_dev_s *dev, char *source, char *dest, |
||||
uint32_t length); |
||||
|
||||
/* Low level functions */ |
||||
|
||||
void (*setsize) (struct spifi_dev_s *dev, int32_t value); |
||||
int32_t (*setdev)(struct spifi_dev_s *dev, uint32_t opts, |
||||
uint32_t mem_cmd, uint32_t prog_cmd); |
||||
uint32_t (*cmd)(uint8_t op, uint8_t addrlen, uint8_t intLen, uint16_t len); |
||||
uint32_t (*readad)(struct spifi_dev_s *dev, uint32_t cmd, uint32_t addr); |
||||
void (*send04)(struct spifi_dev_s *dev, uint8_t op, uint8_t len, |
||||
uint32_t value); |
||||
void (*wren_sendad)(struct spifi_dev_s *dev, uint32_t cmd, |
||||
uint32_t addr, uint32_t value); |
||||
int32_t (*write_stat)(struct spifi_dev_s *dev, uint8_t len, |
||||
uint16_t value); |
||||
int32_t (*wait_busy)(struct spifi_dev_s *dev, uint8_t prog_or_erase); |
||||
}; |
||||
|
||||
/****************************************************************************
|
||||
* Private Data |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Private Functions |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Public Functions |
||||
****************************************************************************/ |
||||
|
||||
#endif /* __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_SPIFI_H */ |
||||
|
@ -0,0 +1,320 @@
@@ -0,0 +1,320 @@
|
||||
/****************************************************************************
|
||||
* arch/arm/src/lpc43/lpc43_spifi.c |
||||
* |
||||
* Copyright (C) 2012 Gregory Nutt. All rights reserved. |
||||
* Author: Gregory Nutt <gnutt@nuttx.org> |
||||
* |
||||
* Redistribution and use in source and binary forms, with or without |
||||
* modification, are permitted provided that the following conditions |
||||
* are met: |
||||
* |
||||
* 1. Redistributions of source code must retain the above copyright |
||||
* notice, this list of conditions and the following disclaimer. |
||||
* 2. Redistributions in binary form must reproduce the above copyright |
||||
* notice, this list of conditions and the following disclaimer in |
||||
* the documentation and/or other materials provided with the |
||||
* distribution. |
||||
* 3. Neither the name NuttX nor the names of its contributors may be |
||||
* used to endorse or promote products derived from this software |
||||
* without specific prior written permission. |
||||
* |
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS |
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE |
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, |
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, |
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS |
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED |
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN |
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
||||
* POSSIBILITY OF SUCH DAMAGE. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Included Files |
||||
****************************************************************************/ |
||||
|
||||
#include <nuttx/config.h> |
||||
|
||||
#include <sys/types.h> |
||||
#include <errno.h> |
||||
#include <debug.h> |
||||
|
||||
#include <arch/irq.h> |
||||
#include <arch/board/board.h> |
||||
|
||||
#include "up_arch.h" |
||||
|
||||
#include "chip.h" |
||||
#include "lpc43_cgu.h" |
||||
#include "lpc43_spifi.h" |
||||
#include "lpc43_pinconfig.h" |
||||
|
||||
#ifdef CONFIG_LPC43_SPIFI |
||||
|
||||
/****************************************************************************
|
||||
* Pre-processor Definitions |
||||
****************************************************************************/ |
||||
|
||||
/* Select the divider to use as SPIFI input based on definitions in the
|
||||
* board.h header file. |
||||
*/ |
||||
|
||||
#if defined(BOARD_SPIFI_PLL1) |
||||
# define BASE_SPIFI_CLKSEL BASE_SPIFI_CLKSEL_PLL1 |
||||
#elif defined(BOARD_SPIFI_DIVA) |
||||
# define LPC43_IDIV_CTRL LPC43_IDIVA_CTRL |
||||
# define IDIV_CTRL_PD IDIVA_CTRL_PD |
||||
# define IDIV_CTRL_IDIV_MASK IDIVA_CTRL_IDIV_MASK |
||||
# define IDIV_CTRL_IDIV IDIVA_CTRL_IDIV(BOARD_SPIFI_DIVIDER) |
||||
# define IDIV_CTRL_IDIV_MAX 4 |
||||
# define IDIV_CTRL_CLKSEL_MASK IDIVA_CTRL_CLKSEL_MASK |
||||
# define IDIV_CTRL_CLKSEL_PLL1 (IDIVA_CLKSEL_PLL1 | IDIVA_CTRL_AUTOBLOCK) |
||||
# define BASE_SPIFI_CLKSEL BASE_SPIFI_CLKSEL_IDIVA |
||||
#elif defined(BOARD_SPIFI_DIVB) |
||||
# define LPC43_IDIV_CTRL LPC43_IDIVB_CTRL |
||||
# define IDIV_CTRL_PD IDIVBCD_CTRL_PD |
||||
# define IDIV_CTRL_IDIV_MASK IDIVBCD_CTRL_IDIV_MASK |
||||
# define IDIV_CTRL_IDIV IDIVBCD_CTRL_IDIV(BOARD_SPIFI_DIVIDER) |
||||
# define IDIV_CTRL_IDIV_MAX 16 |
||||
# define IDIV_CTRL_CLKSEL_MASK IDIVBCD_CTRL_CLKSEL_MASK |
||||
# define IDIV_CTRL_CLKSEL_PLL1 (IDIVBCD_CLKSEL_PLL1 | IDIVBCD_CTRL_AUTOBLOCK) |
||||
# define BASE_SPIFI_CLKSEL BASE_SPIFI_CLKSEL_IDIVB |
||||
#elif defined(BOARD_SPIFI_DIVC) |
||||
# define LPC43_IDIV_CTRL LPC43_IDIVC_CTRL |
||||
# define IDIV_CTRL_PD IDIVBCD_CTRL_PD |
||||
# define IDIV_CTRL_IDIV_MASK IDIVBCD_CTRL_IDIV_MASK |
||||
# define IDIV_CTRL_IDIV IDIVBCD_CTRL_IDIV(BOARD_SPIFI_DIVIDER) |
||||
# define IDIV_CTRL_IDIV_MAX 16 |
||||
# define IDIV_CTRL_CLKSEL_MASK IDIVBCD_CTRL_CLKSEL_MASK |
||||
# define IDIV_CTRL_CLKSEL_PLL1 (IDIVBCD_CLKSEL_PLL1 | IDIVBCD_CTRL_AUTOBLOCK) |
||||
# define BASE_SPIFI_CLKSEL BASE_SPIFI_CLKSEL_IDIVC |
||||
#elif defined(BOARD_SPIFI_DIVD) |
||||
# define LPC43_IDIV_CTRL LPC43_IDIVD_CTRL |
||||
# define IDIV_CTRL_PD IDIVBCD_CTRL_PD |
||||
# define IDIV_CTRL_IDIV_MASK IDIVBCD_CTRL_IDIV_MASK |
||||
# define IDIV_CTRL_IDIV IDIVBCD_CTRL_IDIV(BOARD_SPIFI_DIVIDER) |
||||
# define IDIV_CTRL_IDIV_MAX 16 |
||||
# define IDIV_CTRL_CLKSEL_MASK IDIVBCD_CTRL_CLKSEL_MASK |
||||
# define IDIV_CTRL_CLKSEL_PLL1 (IDIVBCD_CLKSEL_PLL1 | IDIVBCD_CTRL_AUTOBLOCK) |
||||
# define BASE_SPIFI_CLKSEL BASE_SPIFI_CLKSEL_IDIVD |
||||
#elif defined(BOARD_SPIFI_DIVE) |
||||
# define LPC43_IDIV_CTRL LPC43_IDIVE_CTRL |
||||
# define IDIV_CTRL_PD IDIVE_CTRL_PD |
||||
# define IDIV_CTRL_IDIV_MASK IDIVE_CTRL_IDIV_MASK |
||||
# define IDIV_CTRL_IDIV IDIVE_CTRL_IDIV(BOARD_SPIFI_DIVIDER) |
||||
# define IDIV_CTRL_IDIV_MAX 256 |
||||
# define IDIV_CTRL_CLKSEL_MASK IDIVE_CTRL_CLKSEL_MASK |
||||
# define IDIV_CTRL_CLKSEL_PLL1 (IDIVE_CLKSEL_PLL1 | IDIVE_CTRL_AUTOBLOCK) |
||||
# define BASE_SPIFI_CLKSEL BASE_SPIFI_CLKSEL_IDIVE |
||||
#endif |
||||
|
||||
#if BOARD_SPIFI_DIVIDER < 1 || BOARD_SPIFI_DIVIDER > IDIV_CTRL_IDIV_MAX |
||||
# error "Invalid value for BOARD_SPIFI_DIVIDER" |
||||
#endif |
||||
|
||||
/* The final parameter of the spifi_init() ROM driver call should be the
|
||||
* serial clock rate divided by 1000000, rounded to an integer. The SPIFI |
||||
* supports transfer rates of up to SPIFI_CLK/2 bytes per second. The SPIF_CLK |
||||
* is the output of the LPC43_BASE_SPIFI_CLK configured above; The frequency should |
||||
* be given by BOARD_SPIFI_FREQUENCY as provided by the board.h header file. |
||||
*/ |
||||
|
||||
#define SCLK_MHZ (BOARD_SPIFI_FREQUENCY + (1000000 / 2)) / 1000000 |
||||
|
||||
/****************************************************************************
|
||||
* Private Data |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Private Functions |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Name: spifi_idiv_input |
||||
* |
||||
* Description: |
||||
* Configure PLL1 as the input to the selected divider and enable the |
||||
* divider. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
#ifndef BOARD_SPIFI_PLL1 |
||||
static inline void spifi_idiv_input(void) |
||||
{ |
||||
uint32_t regval; |
||||
|
||||
/* Configure PLL1 as the input to the selected divider */ |
||||
|
||||
regval = getreg32(LPC43_IDIV_CTRL); |
||||
regval &= ~IDIV_CTRL_CLKSEL_MASK; |
||||
regval |= IDIV_CTRL_CLKSEL_PLL1; |
||||
putreg32(regval, LPC43_IDIV_CTRL); |
||||
|
||||
/* Enable the divider (by making sure that the power down bit is clear) */ |
||||
|
||||
regval &= ~IDIV_CTRL_PD; |
||||
putreg32(regval, LPC43_IDIV_CTRL); |
||||
|
||||
/* Set the divider value */ |
||||
|
||||
regval &= ~IDIVA_CTRL_IDIV_MASK; |
||||
regval |= IDIV_CTRL_IDIV; |
||||
putreg32(regval, LPC43_IDIV_CTRL); |
||||
} |
||||
#else |
||||
# define spifi_idiv_input() |
||||
#endif |
||||
|
||||
/****************************************************************************
|
||||
* Name: spifi_spifi_input |
||||
* |
||||
* Description: |
||||
* Configure the selected divider (or PLL1) as the input to the SPIFI |
||||
* and enable the SPIFI clock. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
static inline void spifi_spifi_input(void) |
||||
{ |
||||
uint32_t regval; |
||||
|
||||
/* Configure the selected divider (or PLL1) as the input to the SPIFI */ |
||||
|
||||
regval = getreg32(LPC43_BASE_SPIFI_CLK); |
||||
regval &= ~BASE_SPIFI_CLK_CLKSEL_MASK; |
||||
regval |= BASE_SPIFI_CLKSEL; |
||||
putreg32(regval, LPC43_BASE_SPIFI_CLK); |
||||
|
||||
/* Enable the SPIFI clocking (by making sure that the power down bit is
|
||||
* clear) |
||||
*/ |
||||
|
||||
regval &= ~IDIVA_CTRL_PD; |
||||
putreg32(regval, LPC43_BASE_SPIFI_CLK); |
||||
} |
||||
|
||||
/****************************************************************************
|
||||
* Name: spifi_pinconfig |
||||
* |
||||
* Description: |
||||
* Configure SPIFI pins |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
static inline void spifi_pinconfig(void) |
||||
{ |
||||
/* Configure SPIFI pins */ |
||||
|
||||
lpc43_pin_config(PINCONF_SPIFI_CS); /* Input buffering not needed */ |
||||
lpc43_pin_config(PINCONF_SPIFI_MISO); /* High drive for SCLK */ |
||||
lpc43_pin_config(PINCONF_SPIFI_MOSI); |
||||
lpc43_pin_config(PINCONF_SPIFI_SCK); |
||||
lpc43_pin_config(PINCONF_SPIFI_SIO2); |
||||
lpc43_pin_config(PINCONF_SPIFI_SIO3); |
||||
} |
||||
|
||||
/****************************************************************************
|
||||
* Name: spifi_rominit |
||||
* |
||||
* Description: |
||||
* Initialize the SPIFI ROM driver |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
static inline int spifi_rominit(void) |
||||
{ |
||||
struct spifi_driver_s *pspifi = *((struct spifi_driver_s **)SPIFI_ROM_PTR); |
||||
struct spifi_dev_s dev; |
||||
int32_t result; |
||||
|
||||
/* The final parameter of the spifi_init() ROM driver call should be the
|
||||
* serial clock rate divided by 1000000, rounded to an integer. The SPIFI |
||||
* supports transfer rates of up to SPIFI_CLK/2 bytes per second. The SPIF_CLK |
||||
* is the output of the LPC43_BASE_SPIFI_CLK configured above; The frequency should |
||||
* be given by BOARD_SPIFI_FREQUENCY as provided by the board.h header file. |
||||
* |
||||
* A return value of zero frp spifi_init() indicates success. Non-zero error |
||||
* codes include: |
||||
* |
||||
* 0x2000A No operative serial flash (JEDEC ID all zeroes or all ones) |
||||
* 0x20009 Unknown manufacturer code |
||||
* 0x20008 Unknown device type code |
||||
* 0x20007 Unknown device ID code |
||||
* 0x20006 Unknown extended device ID value (only for Spansion 25FL12x |
||||
* in the initial API) |
||||
* 0x20005 Device status error |
||||
* 0x20004 Operand error: S_MODE3+S_FULLCLK+S_RCVCLK in options |
||||
*/ |
||||
|
||||
result = pspifi->spifi_init(&dev, 9, SPIFI_RCVCLK | SPIFI_FULLCLK, SCLK_MHZ); |
||||
if (result != 0) |
||||
{ |
||||
fdbg("ERROR: spifi_init failed: %05x\n", result); |
||||
|
||||
/* Try again */ |
||||
|
||||
result = pspifi->spifi_init(&dev, 9, SPIFI_RCVCLK | SPIFI_FULLCLK, SCLK_MHZ); |
||||
if (result != 0) |
||||
{ |
||||
fdbg("ERROR: spifi_init failed: %05x\n", result); |
||||
return -ENODEV; |
||||
} |
||||
} |
||||
|
||||
return OK; |
||||
} |
||||
|
||||
/****************************************************************************
|
||||
* Public Functions |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Function: lpc43_spifi_initialize |
||||
* |
||||
* Description: |
||||
* Initialize the SPIFI interface per settings in the board.h file |
||||
* |
||||
* Input Parameters: |
||||
* None |
||||
* |
||||
* Returned Value: |
||||
* Zero is returned on success; on failure, a negated errno value is |
||||
* returned. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
int lpc43_spifi_initialize(void) |
||||
{ |
||||
irqstate_t flags; |
||||
int ret = OK; |
||||
|
||||
flags = irqsave(); |
||||
|
||||
/* The SPIFI will receive clocking from a divider per the settings
|
||||
* provided in the board.h file. Configure PLL1 as the input clock |
||||
* for the selected divider |
||||
*/ |
||||
|
||||
spifi_idiv_input(); |
||||
|
||||
/* Configure SPIFI to received clocking from the selected divider */ |
||||
|
||||
spifi_spifi_input(); |
||||
|
||||
/* Configure SPIFI pins */ |
||||
|
||||
spifi_pinconfig(); |
||||
|
||||
|
||||
/* Initialize the SPIFI ROM driver */ |
||||
|
||||
ret = spifi_rominit(); |
||||
irqrestore(flags); |
||||
return ret; |
||||
} |
||||
|
||||
#endif /* CONFIG_LPC43_SPIFI */ |
@ -0,0 +1,84 @@
@@ -0,0 +1,84 @@
|
||||
/****************************************************************************
|
||||
* arch/arm/src/lpc43/lpc43_spifi.h |
||||
* |
||||
* Copyright (C) 2012 Gregory Nutt. All rights reserved. |
||||
* Author: Gregory Nutt <gnutt@nuttx.org> |
||||
* |
||||
* Redistribution and use in source and binary forms, with or without |
||||
* modification, are permitted provided that the following conditions |
||||
* are met: |
||||
* |
||||
* 1. Redistributions of source code must retain the above copyright |
||||
* notice, this list of conditions and the following disclaimer. |
||||
* 2. Redistributions in binary form must reproduce the above copyright |
||||
* notice, this list of conditions and the following disclaimer in |
||||
* the documentation and/or other materials provided with the |
||||
* distribution. |
||||
* 3. Neither the name NuttX nor the names of its contributors may be |
||||
* used to endorse or promote products derived from this software |
||||
* without specific prior written permission. |
||||
* |
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS |
||||
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE |
||||
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, |
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, |
||||
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS |
||||
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED |
||||
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN |
||||
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
||||
* POSSIBILITY OF SUCH DAMAGE. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
#ifndef __ARCH_ARM_SRC_LPC43XX_LPC43_SPIFI_H |
||||
#define __ARCH_ARM_SRC_LPC43XX_LPC43_SPIFI_H |
||||
|
||||
/****************************************************************************
|
||||
* Included Files |
||||
****************************************************************************/ |
||||
|
||||
#include <nuttx/config.h> |
||||
|
||||
#include "chip.h" |
||||
#include "chip/lpc43_spifi.h" |
||||
|
||||
#ifdef CONFIG_LPC43_SPIFI |
||||
|
||||
/****************************************************************************
|
||||
* Pre-processor Definitions |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Private Data |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Private Functions |
||||
****************************************************************************/ |
||||
|
||||
/****************************************************************************
|
||||
* Public Functions |
||||
****************************************************************************/ |
||||
/****************************************************************************
|
||||
* Function: lpc43_spifi_initialize |
||||
* |
||||
* Description: |
||||
* Initialize the SPIFI interface per settings in the board.h file |
||||
* |
||||
* Input Parameters: |
||||
* None |
||||
* |
||||
* Returned Value: |
||||
* Zero is returned on success; on failure, a negated errno value is |
||||
* returned. |
||||
* |
||||
****************************************************************************/ |
||||
|
||||
int lpc43_spifi_initialize(void); |
||||
|
||||
#endif /* CONFIG_LPC43_SPIFI */ |
||||
#endif /* __ARCH_ARM_SRC_LPC43XX_LPC43_SPIFI_H */ |
||||
|
Loading…
Reference in new issue