|
|
@ -56,6 +56,7 @@ |
|
|
|
#define HW_VER_FMUV2_STATE 0x8 /* PB12:PU:1 PB12:PD:0 PB4:PU:0 PB4PD:0 */ |
|
|
|
#define HW_VER_FMUV2_STATE 0x8 /* PB12:PU:1 PB12:PD:0 PB4:PU:0 PB4PD:0 */ |
|
|
|
#define HW_VER_FMUV3_STATE 0xE /* PB12:PU:1 PB12:PD:1 PB4:PU:1 PB4PD:0 */ |
|
|
|
#define HW_VER_FMUV3_STATE 0xE /* PB12:PU:1 PB12:PD:1 PB4:PU:1 PB4PD:0 */ |
|
|
|
#define HW_VER_FMUV2MINI_STATE 0xA /* PB12:PU:1 PB12:PD:0 PB4:PU:1 PB4PD:0 */ |
|
|
|
#define HW_VER_FMUV2MINI_STATE 0xA /* PB12:PU:1 PB12:PD:0 PB4:PU:1 PB4PD:0 */ |
|
|
|
|
|
|
|
#define HW_VER_FMUV2X_STATE 0xB /* PB12:PU:1 PB12:PD:0 PB4:PU:1 PB4PD:1 */ |
|
|
|
#define HW_VER_TYPE_INIT {'V','2',0, 0} |
|
|
|
#define HW_VER_TYPE_INIT {'V','2',0, 0} |
|
|
|
|
|
|
|
|
|
|
|
/****************************************************************************************************
|
|
|
|
/****************************************************************************************************
|
|
|
|