|
|
@ -88,271 +88,12 @@ |
|
|
|
#define GPIO_LED1 (GPIO_OUTPUT|GPIO_OPENDRAIN|GPIO_SPEED_50MHz|GPIO_OUTPUT_CLEAR|GPIO_PORTE|GPIO_PIN12) |
|
|
|
#define GPIO_LED1 (GPIO_OUTPUT|GPIO_OPENDRAIN|GPIO_SPEED_50MHz|GPIO_OUTPUT_CLEAR|GPIO_PORTE|GPIO_PIN12) |
|
|
|
#define BOARD_OVERLOAD_LED LED_AMBER |
|
|
|
#define BOARD_OVERLOAD_LED LED_AMBER |
|
|
|
|
|
|
|
|
|
|
|
#include <drivers/drv_sensor.h> |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Due to inconsistent use of chip select and dry signal on
|
|
|
|
|
|
|
|
* different board that use this build. We are defining the GPIO |
|
|
|
|
|
|
|
* inclusive of the SPI port and GPIO to help identify pins the |
|
|
|
|
|
|
|
* are part of the sensor Net's controlled by different power |
|
|
|
|
|
|
|
* domains. |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* Only the GPIO_SPIb_xxx_Ppi will be used in the code to insure this are no |
|
|
|
|
|
|
|
* cross connections. |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* --------------- SPI1 -------------------- SPI4 -------------- Incompatibilities --------- |
|
|
|
|
|
|
|
* FMUv2: FmuV3 Cube PixhawkMini |
|
|
|
|
|
|
|
* Power Domain: VDD_3V3_SENSORS_EN nVDD_5V_PERIPH_EN V3V:SPI1&SPI4 V3V:SPI1 No SPI4 |
|
|
|
|
|
|
|
* PA5 SPI_INT_SCK |
|
|
|
|
|
|
|
* PA6 SPI_INT_MISO |
|
|
|
|
|
|
|
* PA7 SPI_INT_MOSI |
|
|
|
|
|
|
|
* PB0 GYRO_DRDY SPI4:EXTERN_DRDY NC |
|
|
|
|
|
|
|
* PB1 MAG_DRDY +SPI4:nEXTERN_CS NC |
|
|
|
|
|
|
|
* PB4 ACCEL_DRDY NC NC |
|
|
|
|
|
|
|
* PC1 Spare ADC ( NC ) +SPI1:SPI_INT_MAG_!CS |
|
|
|
|
|
|
|
* PC2 nMPU_CS @MPU6000|MPU9250 @MPU9250 |
|
|
|
|
|
|
|
* PC13 nGYRO_CS SPI4:nGYRO_EXT_CS NC |
|
|
|
|
|
|
|
* PC14 GPIO_EXT_1 nBARO_EXT_CS -20608_DRDY |
|
|
|
|
|
|
|
* PC15 nACCEL_MAG_CS SPI4:nACCEL_MAG_EXT_CS 20608_CS |
|
|
|
|
|
|
|
* PD7 nBARO_CS |
|
|
|
|
|
|
|
* PD15 nMPU_DRDY @MPU6000|MPU9250 @MPU9250 |
|
|
|
|
|
|
|
* PE2 SPI_EXT_SCK NC |
|
|
|
|
|
|
|
* PE4 nSPI_EXT_NSS SPI4:nMPU_EXT_CS NC |
|
|
|
|
|
|
|
* PE5 SPI_EXT_MISO NC |
|
|
|
|
|
|
|
* PE6 SPI_EXT_MOSI NC |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* Notes: Prefixed with @ Does not effect board control |
|
|
|
|
|
|
|
* Prefixed with + Input used as Output |
|
|
|
|
|
|
|
* Prefixed with - Output used as Input |
|
|
|
|
|
|
|
* Prefixed with SPIn: Bus changed |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* The board API provides for mechanism to perform a SPI bus reset. |
|
|
|
|
|
|
|
* To facilitate a SPI bus reset |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* 1) All the pins: SPIn, CD, DRDY associated with the SPI bus are turned to inputs |
|
|
|
|
|
|
|
* with outputs driven low. (OFFIng) |
|
|
|
|
|
|
|
* 2) The power domain of that bus is turned off. |
|
|
|
|
|
|
|
* 3) A usleep it done for ms. |
|
|
|
|
|
|
|
* 4) The power domain of that bus is turned back on. |
|
|
|
|
|
|
|
* 5) The SPIn pins are re-initialized. |
|
|
|
|
|
|
|
* 6) The SPI CS, DRDY pins are re-initialized. |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* To insure the complete net is de-energized and is not bing back fed, it is important to |
|
|
|
|
|
|
|
* note the all signals in the net list of the parts/bus. |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* I.E. Not OFFIng PC1 on V3 would leave that pin back feeding the HMC part. As would not |
|
|
|
|
|
|
|
* OFFIng PE4, not associated with SPI1 on V2, but would back feed an MPUxxxx on V3 |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
*/ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* FMUv2 SPI chip selects and DRDY */ |
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 SPI1 chip selects */ |
|
|
|
|
|
|
|
/* PC1 Spare ADC IN10 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_PC2 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTC|GPIO_PIN2) |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_PC13 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTC|GPIO_PIN13) |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_PC15 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTC|GPIO_PIN15) |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_PD7 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTD|GPIO_PIN7) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 SPI2 chip selects */ |
|
|
|
|
|
|
|
#define GPIO_SPI2_CS_PD10 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTD|GPIO_PIN10) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 SPI4 chip selects */ |
|
|
|
|
|
|
|
#define GPIO_SPI4_GPIO_PC14 /* !V2M */ (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTC|GPIO_PIN14) |
|
|
|
|
|
|
|
#define GPIO_SPI4_NSS_PE4 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTE|GPIO_PIN4) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 SPI1 chip selects Assignments */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_MPU GPIO_SPI1_CS_PC2 |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_GYRO GPIO_SPI1_CS_PC13 |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_ACCEL_MAG GPIO_SPI1_CS_PC15 |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_BARO GPIO_SPI1_CS_PD7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 SPI2 chip selects Assignments */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI2_CS_FRAM GPIO_SPI2_CS_PD10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 SPI4 chip selects Assignments */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI4_GPIO_EXT GPIO_SPI4_GPIO_PC14 |
|
|
|
|
|
|
|
#define GPIO_SPI4_EXT_NSS GPIO_SPI4_NSS_PE4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 DRDY */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_DRDY_PB0 (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTB|GPIO_PIN0) |
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_DRDY_PB1 /*!V3 */ (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTB|GPIO_PIN1) |
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_DRDY_PB4 (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTB|GPIO_PIN4) |
|
|
|
#define GPIO_SPI1_EXTI_DRDY_PB4 (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTB|GPIO_PIN4) |
|
|
|
#define GPIO_SPI1_EXTI_DRDY_PD15 (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTD|GPIO_PIN15) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 DRDY Assignments */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_GYRO_DRDY GPIO_SPI1_EXTI_DRDY_PB0 |
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_MAG_DRDY GPIO_SPI1_EXTI_DRDY_PB1 |
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_ACCEL_DRDY GPIO_SPI1_EXTI_DRDY_PB4 |
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_MPU_DRDY GPIO_SPI1_EXTI_DRDY_PD15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* End FMUv2 SPI chip selects and DRDY */ |
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define PX4_SPI_BUS_SENSORS 1 |
|
|
|
|
|
|
|
#define PX4_SPI_BUS_RAMTRON 2 |
|
|
|
|
|
|
|
#define PX4_SPI_BUS_EXT 4 |
|
|
|
|
|
|
|
#define PX4_SPI_BUS_BARO PX4_SPI_BUS_SENSORS |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Use these to select a specific SPI device on SPI1 */ |
|
|
|
#define BOARD_SPI_BUS_MAX_BUS_ITEMS 3 |
|
|
|
|
|
|
|
|
|
|
|
#define PX4_SPIDEV_GYRO PX4_MK_SPI_SEL(0, DRV_GYR_DEVTYPE_L3GD20) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_ACCEL_MAG PX4_MK_SPI_SEL(0, DRV_ACC_DEVTYPE_LSM303D) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_BARO PX4_MK_SPI_SEL(0, DRV_BARO_DEVTYPE_MS5611) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_MPU PX4_MK_SPI_SEL(0, DRV_IMU_DEVTYPE_MPU6000) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv3 SPI on external bus */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define PX4_SPIDEV_EXT_GYRO PX4_MK_SPI_SEL(0, DRV_GYR_DEVTYPE_L3GD20) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_EXT_ACCEL_MAG PX4_MK_SPI_SEL(0, DRV_ACC_DEVTYPE_LSM303D) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_EXT_BARO PX4_MK_SPI_SEL(0, DRV_BARO_DEVTYPE_MS5611) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_EXT_MPU PX4_MK_SPI_SEL(0, DRV_IMU_DEVTYPE_MPU6000) |
|
|
|
|
|
|
|
#define PX4_SPIDEV_EXT_BMI PX4_MK_SPI_SEL(0, DRV_GYR_DEVTYPE_BMI055) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* I2C busses */ |
|
|
|
/* I2C busses */ |
|
|
|
#define BOARD_OVERRIDE_I2C_BUS_EXTERNAL |
|
|
|
#define BOARD_OVERRIDE_I2C_BUS_EXTERNAL |
|
|
|
#define PX4_I2C_BUS_EXPANSION 1 |
|
|
|
|
|
|
|
#define PX4_I2C_BUS_ONBOARD 2 |
|
|
|
|
|
|
|
#define PX4_I2C_BUS_LED PX4_I2C_BUS_ONBOARD |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define BOARD_SPI_BUS_MAX_BUS_ITEMS 3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* FMUv3 Cube SPI chip selects and DRDY */ |
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* Due to inconsistent use of chip select and dry signal on
|
|
|
|
|
|
|
|
* different board that use this build. We are defining the GPIO |
|
|
|
|
|
|
|
* inclusive of the SPI port and GPIO to help identify pins the |
|
|
|
|
|
|
|
* are part of the sensor Net's controlled by different power |
|
|
|
|
|
|
|
* domains. |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* --------------- SPI1 -------------------- SPI4 -------------- Incompatibilities --------- |
|
|
|
|
|
|
|
* FMUv3 Cube: FmuV2 PixhawkMini |
|
|
|
|
|
|
|
* Power Domain: VDD_3V3_SENSORS_EN NA V3V:SPI V5:SPI4 V3V:SPI1 No SPI4 |
|
|
|
|
|
|
|
* PA5 SPI_INT_SCK |
|
|
|
|
|
|
|
* PA6 SPI_INT_MISO |
|
|
|
|
|
|
|
* PA7 SPI_INT_MOSI |
|
|
|
|
|
|
|
* PB0 EXTERN_DRDY SPI1:GYRO_DRDY NC |
|
|
|
|
|
|
|
* PB1 MAG_DRDY nEXTERN_CS -SPI1:MAG_DRDY NC |
|
|
|
|
|
|
|
* PB4 NC SPI1:ACCEL_DRDY NC |
|
|
|
|
|
|
|
* PC1 SPI_INT_MAG_!CS -ADC1_IN11 NC |
|
|
|
|
|
|
|
* PC2 nMPU_CS @MPU6000 @MPU9250 |
|
|
|
|
|
|
|
* PC13 nGYRO_EXT_CS SPI1:nGYRO_CS NC |
|
|
|
|
|
|
|
* PC14 nBARO_EXT_CS GPIO_EXT_1 -20608_DRDY |
|
|
|
|
|
|
|
* PC15 nACCEL_MAG_EXT_CS SPI1:nACCEL_MAG_CS 20608_CS |
|
|
|
|
|
|
|
* PD7 nBARO_CS |
|
|
|
|
|
|
|
* PD15 nMPU_DRDY @MPU6000 @MPU9250 |
|
|
|
|
|
|
|
* PE2 SPI_EXT_SCK NC |
|
|
|
|
|
|
|
* PE4 MPU_EXT_CS SPI4:nSPI_EXT_NSS NC |
|
|
|
|
|
|
|
* PE5 SPI_EXT_MISO NC |
|
|
|
|
|
|
|
* PE6 SPI_EXT_MOSI NC |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* Notes: Prefixed with @ Does not effect board control |
|
|
|
|
|
|
|
* Prefixed with + Input used as Output |
|
|
|
|
|
|
|
* Prefixed with - Output used as Input |
|
|
|
|
|
|
|
* Prefixed with SPIn: Bus changed |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
*/ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv3 Cube SPI1 chip selects */ |
|
|
|
|
|
|
|
/* Was a spare ACD IN10 on V2 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_PC1 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTC|GPIO_PIN1) |
|
|
|
|
|
|
|
#define GPIO_SPI4_CS_PB1 (GPIO_OUTPUT|GPIO_PUSHPULL|GPIO_SPEED_50MHz|GPIO_OUTPUT_SET|GPIO_PORTB|GPIO_PIN1) |
|
|
|
|
|
|
|
#define GPIO_SPI4_CS_PC13 GPIO_SPI1_CS_PC13 |
|
|
|
|
|
|
|
#define GPIO_SPI4_CS_PC14 GPIO_SPI4_GPIO_PC14 |
|
|
|
|
|
|
|
#define GPIO_SPI4_CS_PC15 GPIO_SPI1_CS_PC15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv3 Cube chip selects Assignments */ |
|
|
|
|
|
|
|
/* Cube 2.0 V2.1 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_MPU GPIO_SPI1_CS_PC2 /* MPU600 MPU9250 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_BARO GPIO_SPI1_CS_PD7 /* MS5611 MS5611 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_HMC GPIO_SPI1_CS_PC1 /* HMC5983 Removed */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* N.B. bus moves from SPI1 to SPI4 */ |
|
|
|
|
|
|
|
#define GPIO_SPI4_GYRO_EXT_CS GPIO_SPI4_CS_PC13 |
|
|
|
|
|
|
|
#define GPIO_SPI4_BARO_EXT_CS GPIO_SPI4_CS_PC14 |
|
|
|
|
|
|
|
#define GPIO_SPI4_ACCEL_MAG_EXT_CS GPIO_SPI4_CS_PC15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* No move */ |
|
|
|
|
|
|
|
#define GPIO_SPI4_MPU_EXT_CS GPIO_SPI4_NSS_PE4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv3 DRDY Assignments */ |
|
|
|
|
|
|
|
#define GPIO_SPI4_EXTI_DRDY_PB0 GPIO_SPI1_EXTI_DRDY_PB0 |
|
|
|
|
|
|
|
#define GPIO_SPI4_EXTI_EXTERN_DRDY GPIO_SPI4_EXTI_DRDY_PB0 |
|
|
|
|
|
|
|
#define GPIO_SPI4_EXTERN_CS GPIO_SPI4_CS_PB1 |
|
|
|
|
|
|
|
/* PB1 is an External CS on V3 */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define PX4_SPIDEV_HMC PX4_MK_SPI_SEL(0, DRV_MAG_DEVTYPE_HMC5883) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* End FMUv3 Cube SPI chip selects and DRDY */ |
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* Due to inconsistent use of chip select and dry signal on
|
|
|
|
|
|
|
|
* different board that use this build. We are defining the GPIO |
|
|
|
|
|
|
|
* inclusive of the SPI port and GPIO to help identify pins the |
|
|
|
|
|
|
|
* are part of the sensor Net's controlled by different power |
|
|
|
|
|
|
|
* domains. |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* --------------- SPI1 -------------------- SPI4 -------------- Incompatibilities --------- |
|
|
|
|
|
|
|
* FMUv2 Pixhawk Mini FmuV2 FmuV3 Cube |
|
|
|
|
|
|
|
* Power Domain: VDD_3V3_SENSORS_EN NA V3V:SPI V5:SPI4 V3V:SPI1&SPI4 |
|
|
|
|
|
|
|
* PA5 SPI_INT_SCK |
|
|
|
|
|
|
|
* PA6 SPI_INT_MISO |
|
|
|
|
|
|
|
* PA7 SPI_INT_MOSI |
|
|
|
|
|
|
|
* PB0 NC SPI1:GYRO_DRDY SPI4:EXTERN_DRDY |
|
|
|
|
|
|
|
* PB1 NC -SPI1:MAG_DRDY +SPI4:nEXTERN_CS |
|
|
|
|
|
|
|
* PB4 NC SPI1:ACCEL_DRDY NC |
|
|
|
|
|
|
|
* PC1 Spare ADC ( NC ) +SPI1:SPI_INT_MAG_!CS |
|
|
|
|
|
|
|
* PC2 nMPU_CS @MPU6000 @MPU6000|MPU9250 |
|
|
|
|
|
|
|
* PC13 NC SPI1:nGYRO_CS SPI4:nGYRO_EXT_CS |
|
|
|
|
|
|
|
* PC14 20608_DRDY +GPIO_EXT_1 nBARO_EXT_CS |
|
|
|
|
|
|
|
* PC15 20608_CS nACCEL_MAG_CS SPI4:nACCEL_MAG_EXT_CS |
|
|
|
|
|
|
|
* PD7 nBARO_CS |
|
|
|
|
|
|
|
* PD15 nMPU_DRDY @MPU6000 @MPU6000|MPU9250 |
|
|
|
|
|
|
|
* PE2 NC SPI_EXT_SCK SPI_EXT_SCK |
|
|
|
|
|
|
|
* PE4 NC SPI4:nSPI_EXT_NSS SPI4:nMPU_EXT_CS |
|
|
|
|
|
|
|
* PE5 NC SPI_EXT_MISO SPI_EXT_MISO |
|
|
|
|
|
|
|
* PE6 NC SPI_EXT_MOSI SPI_EXT_MOSI |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
* Notes: Prefixed with @ Does not effect board control |
|
|
|
|
|
|
|
* Prefixed with + Input used as Output |
|
|
|
|
|
|
|
* Prefixed with - Output used as Input |
|
|
|
|
|
|
|
* Prefixed with SPIn: Bus changed |
|
|
|
|
|
|
|
* |
|
|
|
|
|
|
|
*/ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
/* FMUv2 PixhawkMini SPI chip selects and DRDY */ |
|
|
|
|
|
|
|
/*----------------------------------------------------------*/ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv2 PixhawkMini SPI1 chip selects */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv3 Cube chip selects Assignments */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_MPU GPIO_SPI1_CS_PC2 /* MPU9250 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_BARO GPIO_SPI1_CS_PD7 /* MS5611 */ |
|
|
|
|
|
|
|
#define GPIO_SPI1_CS_20608 GPIO_SPI1_CS_PC15 /* ICM20608 */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* FMUv3 DRDY Assignments */ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Pixhawk mini has reused the PC14 GPIO_SPI_CS_EXT1 signal that was associated
|
|
|
|
|
|
|
|
* with SPI4. |
|
|
|
|
|
|
|
*/ |
|
|
|
|
|
|
|
#define GPIO_SPI1_EXTI_20608_DRDY_PC14 (GPIO_INPUT|GPIO_FLOAT|GPIO_EXTI|GPIO_PORTC|GPIO_PIN14) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define PX4_SPIDEV_ICM_20608 PX4_MK_SPI_SEL(0, DRV_IMU_DEVTYPE_ICM20608) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
/*
|
|
|
|
* ADC channels |
|
|
|
* ADC channels |
|
|
|