|
|
|
@ -163,7 +163,7 @@
@@ -163,7 +163,7 @@
|
|
|
|
|
#define STM32_RCC_DCKCFGR2_CK48MSRC RCC_DCKCFGR2_CK48MSEL_PLL |
|
|
|
|
#define STM32_RCC_DCKCFGR2_SDMMCSRC RCC_DCKCFGR2_SDMMCSEL_48MHZ |
|
|
|
|
#define STM32_RCC_DCKCFGR2_SDMMC2SRC RCC_DCKCFGR2_SDMMC2SEL_48MHZ |
|
|
|
|
#define STM32_RCC_DCKCFGR2_DSISRC RCC_DCKCFGR2_DSISEL_48MHZ |
|
|
|
|
#define STM32_RCC_DCKCFGR2_DSISRC RCC_DCKCFGR2_DSISEL_PHY |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Several prescalers allow the configuration of the two AHB buses, the
|
|
|
|
|