HAL_ChibiOS: added hwdef.dat for minimal F405 and F427 boards

libraries/AP_HAL_ChibiOS/hwdef/f405-min/hwdef.dat

@@ -0,0 +1,32 @@
+# hw definition file for processing by chibios_pins.py
+# for minimal F405 build
+
+# MCU class and specific type
+MCU STM32F4xx STM32F405xx
+
+RAM_SIZE_KB 128
+CCM_RAM_SIZE_KB 64
+
+# board ID for firmware load
+APJ_BOARD_ID 3
+
+# crystal frequency
+OSCILLATOR_HZ 24000000
+
+FLASH_SIZE_KB 1024
+
+# board voltage
+STM32_VDD 330U
+
+# order of UARTs
+UART_ORDER OTG1
+
+PA11 OTG_FS_DM OTG1
+PA12 OTG_FS_DP OTG1
+
+define HAL_USE_EMPTY_STORAGE 1
+define HAL_STORAGE_SIZE 16384
+
+define HAL_COMPASS_DEFAULT HAL_COMPASS_NONE
+define HAL_INS_DEFAULT HAL_INS_NONE
+define HAL_BARO_DEFAULT HAL_BARO_NONE

libraries/AP_HAL_ChibiOS/hwdef/f427-min/hwdef.dat

@@ -0,0 +1,33 @@
+# hw definition file for processing by chibios_hwdef.py
+# for minimal F427 based board
+
+# MCU class and specific type
+MCU STM32F4xx STM32F427xx
+
+# board ID for firmware load
+APJ_BOARD_ID 11
+
+FLASH_SIZE_KB 2048
+
+# crystal frequency
+OSCILLATOR_HZ 24000000
+
+# board voltage
+STM32_VDD 330U
+
+# order of UARTs (and USB)
+UART_ORDER OTG1
+
+PA11 OTG_FS_DM OTG1
+PA12 OTG_FS_DP OTG1
+
+PA13 JTMS-SWDIO SWD
+PA14 JTCK-SWCLK SWD
+
+define HAL_USE_EMPTY_STORAGE 1
+define HAL_STORAGE_SIZE 16384
+
+define HAL_COMPASS_DEFAULT HAL_COMPASS_NONE
+define HAL_INS_DEFAULT HAL_INS_NONE
+define HAL_BARO_DEFAULT HAL_BARO_NONE
+