Tree: e080b2acce

c415-sdk

celiu-4.0

celiu-4.0.17-rc8

master

mission-4.1.18

zr-sdk-4.1.16

zr-sdk-4.3.1

zr-v4.1.17

zr-v5.0

zr-v5.1

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'e080b2acce'

${ noResults }

Commit Graph

2 Commits (e080b2acce7eb4e34d817ab74daf86187ab95731)

Author	SHA1	Message	Date
Andrew Tridgell	c81ad1d622	HAL_SITL: reformat HAL_SITL with astyle	10 years ago
Andrew Tridgell	40e3b422b5	HAL_SITL: rename HAL_AVR_SITL to HAL_SITL ... it is nothing to do with the original AVR emulation now	10 years ago
Andrew Tridgell	7275d2b804	HAL_SITL: implement updated new_input() semantics	10 years ago
Andrew Tridgell	a566ebe4ec	HAL_SITL: prevent array overruns in RCInput/RCOutput	10 years ago
Andrew Tridgell	6eee2421cc	AP_HAL: removed RCInput valid_channels() and added new_input() and num_channels() ... the valid_channels() method was inconsistently implemented between boards, and served two quite different purposes. It is clearer as two functions	11 years ago
Randy Mackay	bbbd90c430	AP_HAL: rename RCInput's valid() fn to valid_channels	12 years ago
Andrew Tridgell	7ecf8981b9	SITL: added dummy SPI and make RCInput 50Hz	12 years ago
Andrew Tridgell	e020694c03	SITL: fixed build of apm1/apm2 target	12 years ago
Andrew Tridgell	0c9d37e2ee	SITL: added RCInput and RCOutput	12 years ago